

Europäisches Patentamt

European Patent Offic

Office europé n des brevets



(1) Publication number: 0 597 583 A1

EUROPEAN PATENT APPLICATION

(21) Application number: 93307841.2

(22) Date of filing: 01.10.93

(51) Int. Cl.5: G06F 13/42

30 Priority: 09.10.92 FI 924588

(43) Date of publication of application: 18.05.94 Bulletin 94/20

(84) Designated Contracting States: DE FR GB SE


(71) Applicant: NOKIA MOBILE PHONES LTD. P.O. Box 86 SF-24101 Salo (FI)


(72) Inventor: Korhonen, Veijo Juolavehntie 9D5 FIN-90580 Oulu (FI)

(74) Representative : Frain, Timothy John Patent Department Nokia Mobile Phones Ashwood House Pembroke Broadway Camberley, Surrey GU15 3SP (GB)

(54) Serial bus between integrated circuits.

An integrated circuit bus for the transmission of a serial data signal, to be used in integrated circuits, wherein the data is clocked only to one addressed register, and thus cross-talk is reduced. In the bus all information signals are contained in one signal. The data transmission is based on pulses of different lengths corresponding to different states.





10

15

20

30

40

The present invention relates to an integrated circuit bus.

1. 成熟等 1. 衛神可用的

4

· 中国教育の一般の一年のでは、大学教育

との関係があるのに関係

45.00 L

Prior art bus structures comprise inputs for three signals which are used for the transmission of serial data, the bus having in addition to the data (DATA) and clock (CLK) lines a signal (SLE) indicating the end of data transmission. During the transmission the rising or falling edge of the clock line (CLK) clocks the data (DATA).

After the last bit the state of the SLE line is changed for a moment. The last bits of the data are an address indicating to which register the data shall be transmitted. Because the address bits are the last bits, the data must be first clocked into all registers, and the SLE triggers the data into the addressed register. The clock line must be connected to all registers at different locations of the integrated circuit (IC), whereby the line will be long and will easily create cross-talk.

Cross-talk is the coupling of a (digital) signal into another signal, to the supply voltage or to the earth level. It is particularly inconvenient in phase locked loop (PPL) frequency synthesis, because the cross-talk appears as interference in the spectrum of the Voltage Controlled Oscillator (VCO), and thus also as a spurious response in the transmission branch (Tx).

Previously the cross-talk was not particularly inconvenient, as the PLL IC had only 2 to 3 registers, and it was possible to locate them so that there was a minimum of cross-talk. Moreover, in analog mobile phone systems it was possible to have a stronger filtering of the VCO control voltage, which experienced cross-talk from the data transmission clock signal, than in digital systems (there is a longer channel switch-over period, which depends on the bandwidth of the filter). When the degree of integration increases the circuits will be larger, the number of registers in one IC will increase and they can no longer be located so as to have sufficiently low cross-talk.

The prior art bus solution requires three signals and thus also three pins of the microcircuit. The size of the housing could be reduced and also the area of the microcircuit would be reduced (in a pad restricted circuit), if the number of the circuit's Input/Output (I/O) signals could be reduced.

European patent application EP 0 390 978 presents a prior art solution. In this patent application data can be transmitted in both directions. However, the solution utilizes a data format with a packet structure, which substantially limits the use of the invention. The invention also uses pulse width modulation with only two levels.

According to the pr sent invention ther is provided an integrated circuit bus for the transmission of a serial data signal comprising address bits and data bits, the bus comprising a signal termination (SLE) line, means to clock, transform and decod the address bits of the serial data signal means to connect

only one clock and data line to the address register, and means to change the state of the SLE line, when data is clocked into the register, after the clocking of the address.

An advantage of the present invention is the provision of a bus structure for the clocking of serial data which addresses the above mentioned disadvantages and problems.

An embodiment of the invention is now described, by way of example, with reference to the accompanying drawings, in which:

Figure 1 shows a circuit diagram of the serial bus structure in accordance with the invention;

Figure 2 shows a signal diagram of the serial IC bus in accordance with the invention;

Figure 3 shows the block diagram of the one-signal serial IC bus in accordance with the invention; Figure 4 shows the structure of the delay block of the one-signal serial IC bus in accordanc with the invention;

Figure 5 shows an alternative structure of the delay block of the one-signal serial IC bus in accordance with the invention;

Figure 6 shows the pulse width modulated signal scheme of the one-signal serial IC bus in accordance with the invention:

Figure 7 shows a circuit diagram of the one-signal serial IC in accordance with the invention;

Figure 8 shows the signal scheme of the one-signal serial IC bus in accordance with the invention; and

Figure 9 shows a circuit diagram of the serial IC bus in accordance with the invention, which prevents cross-talk.

Figure 1 is a circuit diagram of a serial bus structure in accordance with the invention, which substantially prevents cross-talk. In the circuit an AND gate 1 receives the SLE pulse via an inverter 2 and receives the CLK pulse directly. The register address is supplied through the flip-flops 3 and 4 to the AND gates 5 to 8. The clock pulses corresponding to the data lines are generated with the aid of the AND gates 13 to 16.

The address bits are first clocked to the flip-flops 3 and 4, and thereafter SLE is raised. Hereby the AND gate 1 prevents the clock signal from reaching flip-flops 3 and 4 and one of the outputs from AND gates 5,6,7 and 8 changes its state from 0 to 1, according to the address bits to flip-flops 3 and 4. With the outputs of AND gates 5,6,7 and 8 the data and clock lines of the addressed register are selected with the help of AND gates 9 to 16.

Figure 2 shows a signal diagram of the serial IC bus in accordance with the invention. In the invention the address is clocked first, and data is clocked only to the addressed register, but not to all registers at the same time, the representation by the same time, the representation of the same time, the representation of the serial IC.

In the bus structur in accordance with the inven-

15

20

25

35

40

tion the address bits are first clocked, transformed and decoded to the selection logic. Based on the address only one clock and data line connected to the addressed register is selected. When the address has been clocked, the state of the SLE line is changed ("0" -> "1") and the data is clocked to the register. When the data has been clocked, the state of the SLE is changed back ("1" -> "0") or vise versa.

なる機能があって

In the bus structure in accordance with the invention data is clocked only to the addressed register, and thus cross-talk of the clock line is reduced.

Figure 3 shows a block diagram of a one-signal serial IC bus in accordance with the invention. The block diagram comprises inverters 17, 19, AND gates 18, 20, 21 and flip-flops 22, 23 and delay blocks 24 - 26.

In the bus all information (the CLK, DATA and SLE signals) are included in one signal. The data transmission is based on pulses of different lengths corresponding to the states "0", "1" and SLE. The falling edge of the pulse operates as the clock (CLK). The rising edge of the pulse is delayed in two delay blocks 24 - 26, and depending on the pulse length or the time between the rising and the falling edge the input of the serial/parallel converter obtains either the pulse "0", "1" or SLE.

The bus in accordance with the invention decreases the number of the I/O signals required in the circuit by using only one line instead of three lines.

The invention may utilize a delay block 24 - 26. The delay block can be realized e.g. by an inverter chain, by an RC time constant, or by a clocked d-flip-flop chain.

When the IN pulse is shorter than the delay 24 and the output of the delay 26 is in state 0, the DATA signal is 0. When the IN pulse is longer than delay 24, but shorter than 25 and 26, taken together, the data signal will be 1. Clocking of the data bits always takes place when the IN signal goes to state 0. The SLE signal is obtained when the IN pulse width is longer than the added delays of 24,25 and 26, the outputs of delays 24 and 26 being in state 1.

Figure 4 shows the structure of the delay block of the one-signal serial IC bus in accordance with the invention. The delay block uses a clocked chain of d-flip-flops 27 - 28. Then the clock signal is obtained either from an external signal (the reference frequency of the synthesizer, etc.) supplied to the circuit, or it must be generated internally, e.g. with a CMOS ring oscillator or with an RC oscillator.

Figure 5 shows an alternative structure of the delay block of the one-signal serial IC bus. The delay block is r alized by an invert r chain 29 - 30.

The preferr d mbodiment is a delay block based on a d-flip-flop chain 27 - 28, because then the stability of th block delay depends on the stability of the clock signal.

Figure 6 shows a divider signal scheme of a one-

signal serial IC bus in accordance with the invention. The data transmission is based on pulses 35 - 37 of different I ngths, corresponding to the states "0", "1" and SLE.

Figure 7 shows a circuit diagram of a one-signal serial IC bin accordance with the invention. The circuit diagram of the one-signal serial IC bus comprises inverters 17, 50, AND gates 18, 20, 21 and flip-flops 35 - 49.

Figure 8 shows a signal scheme of the one-signal serial IC bus.

In Fig. 8, in the upper in signal, 0 and 1 pulses appear too close to each other. This has resulted in an erroneous SLE coding and correct change of stat from 0 to 1 for d1. Thereafter, a correct SLE signal has been introduced, as can be seen in signal 1e. Thereafter, ten 0 pulses have been introduced, changing from 1 through the whole series to parallel converter. Thereafter, eleven 1 bits appear, all converter outputs going to state 1. Finally, the SLE signal has be n introduced, appearing as a change of state in 1e.

In fig. 9, flip-flop 51 has been inserted as a "memory" for the SLE signal. Thus, the SLE signal is obtained from said flip-flop instead of gate 20 (as in fig. 3).

Figure 9 shows a circuit diagram of a serial IC bus in accordance with the invention, which prevents cross-talk. The circuit diagram of the serial IC bus comprises inverters 17, 50, AND gates 1, 5 - 16, 18, 20, 21 and flip-flops 3, 4, 35 - 42, 51.

In view of the foregoing it will be clear to a person skilled in the art that modification may be incorporated without departing from the scope of the present invention.

Claims

- An integrated circuit bus for the transmission of a serial data signal comprising address bits and data bits, the bus comprising a signal termination (SLE) line, means to clock, transform and decode the address bits of the serial data signal means to connect only one clock and data line to the address register, and means to change the stat of the SLE line, when data is clocked into the register, after the clocking of the address.
- 2. A bus sas claimed in claim 1, comprising
 - flip-flops (3 and 4) for receiving the clocked address bits
 - gat m ans (AND gate 1) for preventing the clock signal from reaching said flip-flops upon rec ption of said clocked address bits, and
 - furth r gate means (5-8,9-16) for selecting the data and clock tim s for the addressed r gister according to the address bits

20

25

100

clocked to said flip-flops (3 and 4).

A bus as claimed in claim 2, wherein the bus comprises

CONTRACTOR AND CONTRACTOR CONTRAC

1000mm 1000mm


- at least two delay blocks (24-26) defining at least two predetermined time delays
- means for comparing the length of the input signal with said time delays
- means for changing the data signal state characteristic of said comparison, and
- means for producing an SLE signal characteristic of said comparison.
- 4. A bus as claimed in claim 3, wherein the delay blocks (24 26) of the bus structure are realized by flip-flops (27 28).
- 5. A bus as claimed in claim 4, wherein the delay blocks (24 26) of the bus structure are realized by an inverter chain (29 30).
- 6. A bus structure as claimed in any previous claim, wherein that the data transmission is based on pulses of different lengths corresponding to the states "0", "1" and to the SLE signal.


35

40


45

50





AND THE REPORT OF A PARTY OF A PA




F I G. 3


: Pj

and the second state of the second second


COMMON CONTRACTOR OF THE




F I G. 4




F I G. 5



THE THE STATE OF THE SECOND PROPERTY OF THE SECOND SECOND





F 16.


ထ

100

CONTRACTOR CONTRACTOR

1000 A 1000 A 1000

CONTRACTOR OF THE CONTRACTOR



TOTAL MANAGEMENT OF THE PROPERTY OF THE PARTY OF THE PART

Contraction of the second second



THE PARTY OF THE P

EUROPEAN SEARCH REPORT

Application Number EP 93 30 7841

ategory		DERED TO BE RELEVA! ndication, where appropriate, sanges	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CLS)
Y A	EP-A-0 266 790 (NEC * column 1, line 20 * column 1	CORPORATION) - line 39 * - column 2, line 17 *	1,2 3-6	G06F13/42
		- column 4, line 26 *		
•	EP-A-0 213 804 (PLE * column 1, line 28 * column 5, line 37 * figure 1 *	SSEY OVERSEAS LIMITED) - column 2, line 10 * - column 6, line 30 *	1,2	
	WO-A-79 00912 (NCR * page 2, line 12 - * claim 1; figure 1	page 3, line 29 *	1-6	
	:	, , , , , , , , , , , , , , , , , , , ,		ł
				TECHNICAL FIELDS
:				SEARCHED (Int.Cl.5)
		. •	,	G06F
	•			
	·			44.55
-			,	
				ge:
	The present search report has b	een drawn up for all claims		
	Place of saurch	Data of completion of the search	<u> </u>	Exertise
	THE HAGUE	3 February 1994	Ng	yen Xuan Hiep, C
CATEGORY F CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another focument of the same category		E : earlier patent é after the filing other D : socument cites	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cites in the application L: document cites for other reasons	